


MCM40200

2M x 40 Bit Dynamic Random Access Memory Module for Error Correction Applications

The MCM40200 is an 80M dynamic random access memory (DRAM) module organized as 2,097,152 x 40 bits. The module is a double-sided 72-lead single-in-line memory module (SIMM) consisting of twenty MCM54400AN DRAMs housed in 20/26 J-lead small outline packages (SOJ), mounted on a substrate along with a 0.22 μ F (min) decoupling capacitor mounted under each DRAM. The MCM54400AN is a CMOS high-speed dynamic random access memory organized as 1,048,576 four-bit words and fabricated with CMOS silicon-gate process technology.



**AS PACKAGE
SIMM MODULE
CASE 866-02**

- Three-State Data Output
- Early-Write Common I/O Capability
- Fast Page Mode Capability
- TTL-Compatible Inputs and Outputs
- $\overline{\text{RAS}}$ -Only Refresh
- $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh
- Hidden Refresh
- 1024 Cycle Refresh: 16 ms (Max)
- Consists of Twenty 1M x 4 DRAMs, and Twenty 0.22 μ F (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (t_{RAC}): MCM40200-60 = 60 ns (Max)
MCM40200-70 = 70 ns (Max)
- Low Active Power Dissipation: MCM40200-60 = 6.71 W (Max)
MCM40200-70 = 5.61 W (Max)
- Low Standby Power Dissipation: TTL Levels = 220 mW (Max)
CMOS Levels = 110 mW (Max)

4


PIN NAMES

A0 - A9	Address Inputs	DQ0 - DQ39	Data Input/Output
CAS0, CAS1	Column Address Strobe	PD1 - PD5	Presence Detect
RAS0, RAS1	Row Address Strobe	W	Read/Write Input
ECC	Configuration Detection	G	Output Enable
VCC	Power (+ 5 V)	VSS	Ground
NC	No Connection		

All power supply and ground pins must be connected for proper operation of the device.


PIN ASSIGNMENTS

Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	VSS	13	A1	25	DQ13	37	DQ19	49	DQ22	61	DQ33
2	DQ0	14	A2	26	DQ14	38	DQ20	50	DQ23	62	DQ34
3	DQ1	15	A3	27	DQ15	39	VSS	51	DQ24	63	DQ35
4	DQ2	16	A4	28	A7	40	CAS0	52	DQ25	64	DQ36
5	DQ3	17	A5	29	DQ16	41	NC	53	DQ26	65	DQ37
6	DQ4	18	A6	30	VCC	42	NC	54	DQ27	66	DQ38
7	DQ5	19	G	31	A8	43	CAS1	55	DQ28	67	PD1
8	DQ6	20	DQ8	32	A9	44	RAS0	56	DQ29	68	PD2
9	DQ7	21	DQ9	33	NC	45	RAS1	57	DQ30	69	PD3
10	VCC	22	DQ10	34	NC	46	DQ21	58	DQ31	70	PD4
11	PD5	23	DQ11	35	DQ17	47	W	59	VCC	71	DQ39
12	A0	24	DQ12	36	DQ18	48	ECC	60	DQ32	72	VSS



REV 3
10/95

2M x 40 BLOCK DIAGRAM



4

PRESENCE DETECT PIN OUT		
Pin Name	60 ns	70 ns
PD1	NC	NC
PD2	NC	NC
PD3	NC	VSS
PD4	NC	NC
PD5	NC	NC
ECC	VSS	VSS

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	V_{CC}	- 1 to + 7	V
Voltage Relative to V_{SS} (For Any Pin Except V_{CC})	V_{in}, V_{out}	- 1 to + 7	V
Data Output Current per DQ Pin	I_{out}	50	mA
Power Dissipation	P_D	9.15	W
Operating Temperature Range	T_A	0 to + 70	$^{\circ}C$
Storage Temperature Range	T_{stg}	- 55 to + 125	$^{\circ}C$

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

DC OPERATING CONDITIONS AND CHARACTERISTICS

($V_{CC} = 5.0 V \pm 10\%$, $T_A = 0$ to $70^{\circ}C$, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (All voltages referenced to V_{SS})

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage (Operating Voltage Range)	V_{CC}	4.5	5.0	5.5	V
	V_{SS}	0	0	0	
Logic High Voltage, All Inputs	V_{IH}	2.4	—	6.5	V
Logic Low Voltage, All Inputs	V_{IL}	- 1.0	—	0.8	V

DC CHARACTERISTICS AND SUPPLY CURRENTS

Characteristic	Symbol	Min	Max	Unit	Notes
V_{CC} Power Supply Current MCM40200-60, $t_{RC} = 110$ ns MCM40200-70, $t_{RC} = 130$ ns	I_{CC1}	—	1220 1020	mA	1
V_{CC} Power Supply Current (Standby) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	I_{CC2}	—	40	mA	
V_{CC} Power Supply Current During RAS only Refresh Cycles MCM40200-60, $t_{PC} = 110$ ns MCM40200-70, $t_{PC} = 130$ ns	I_{CC3}	—	1220 1020	mA	1
V_{CC} Power Supply Current During Fast Page Mode Cycle MCM40200-60, $t_{PC} = 45$ ns MCM40200-70, $t_{PC} = 45$ ns	I_{CC4}	—	720 720	mA	1, 2, 3
V_{CC} Power Supply Current (Standby) ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2$ V)	I_{CC5}	—	20	mA	
V_{CC} Power Supply Current During CAS Before RAS Refresh Cycle MCM40200-60, $t_{RC} = 110$ ns MCM40200-70, $t_{RC} = 130$ ns	I_{CC6}	—	1220 1020	mA	1
Input Leakage Current ($V_{SS} \leq V_{in} \leq V_{CC}$)	$I_{kg}(I)$	- 200	200	μA	
Output Leakage Current (\overline{CAS} at Logic 1, $V_{SS} \leq V_{out} \leq V_{CC}$)	$I_{kg}(O)$	- 20	20	μA	
Output High Voltage ($I_{OH} = - 5$ mA)	V_{OH}	2.4	—	V	
Output Low Voltage ($I_{OL} = 4.2$ mA)	V_{OL}	—	0.4	V	

NOTES:

- Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- Measured with one address transition per page mode cycle.
- Assumes both banks not refreshed simultaneously.

CAPACITANCE ($f = 1.0$ MHz, $T_A = 25^{\circ}C$, $V_{CC} = 5$ V, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Min	Max	Unit
Input Capacitance A0 - A9 $\overline{W}, \overline{G}$ $\overline{RAS0}, \overline{RAS1}, \overline{CAS0}, \overline{CAS1}$	C_{I1}	—	110	μF
	C_{I2}		150	
	C_{I3}		80	
I/O Capacitance DQ0 - DQ39	C_{DQ1}	—	24	μF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = I \Delta t / \Delta V$.

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V ± 10%, T_A = 0 to 70 °C, Unless Otherwise Noted)

READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, 4, and 5)

Parameter	Symbol		MCM40200-60		MCM40200-70		Unit	Notes
	Std	Alt	Min	Max	Min	Max		
Random Read or Write Cycle Time	t _{RELREL}	t _{RC}	110	—	130	—	ns	6
Read-Write Cycle Time	t _{RELREL}	t _{RWC}	165	—	185	—	ns	6
Fast Page Mode Cycle Time	t _{CELCEL}	t _{PC}	45	—	45	—	ns	
Fast Page Mode Read-Write Cycle Time	t _{CELCEL}	t _{PRWC}	95	—	100	—	ns	
Access Time from \overline{RAS}	t _{RELQV}	t _{RAC}	—	60	—	70	ns	7, 8
Access Time from \overline{CAS}	t _{CELQV}	t _{CAC}	—	20	—	20	ns	7, 9
Access Time from Column Address	t _{AVQV}	t _{AA}	—	30	—	35	ns	7, 10
Access Time from Precharge \overline{CAS}	t _{CEHQV}	t _{CPA}	—	40	—	40	ns	7
\overline{CAS} to Output in Low-Z	t _{CELQX}	t _{CLZ}	0	—	0	—	ns	7
Output Buffer and Turn-Off Delay	t _{CEHQZ}	t _{OFF}	0	20	0	20	ns	11
Transition Time (Rise and Fall)	t _T	t _T	3	50	3	50	ns	
\overline{RAS} Precharge Time	t _{REHREL}	t _{RP}	40	—	50	—	ns	
\overline{RAS} Pulse Width	t _{RELREH}	t _{RAS}	60	10 k	70	10 k	ns	
\overline{RAS} Pulse Width (Fast Page Mode)	t _{RELREH}	t _{RASP}	60	200 k	70	200 k	ns	
\overline{RAS} Hold Time	t _{CELREH}	t _{RSH}	20	—	20	—	ns	
\overline{CAS} Hold Time	t _{RELCEH}	t _{CSH}	60	—	70	—	ns	
\overline{CAS} Precharge to \overline{RAS} Hold Time	t _{CEHREH}	t _{RHCP}	40	—	40	—	ns	
\overline{CAS} Pulse Width	t _{CELCEH}	t _{CAS}	20	10 k	20	10 k	ns	
\overline{RAS} to \overline{CAS} Delay Time	t _{RELCEL}	t _{RCD}	20	40	20	50	ns	12
\overline{RAS} to Column Address Delay Time	t _{RELAV}	t _{RAD}	15	30	15	35	ns	13
\overline{CAS} to \overline{RAS} Precharge Time	t _{CEHREL}	t _{CRP}	5	—	5	—	ns	
\overline{CAS} Precharge Time	t _{CEHCEL}	t _{CP}	10	—	10	—	ns	
Row Address Setup Time	t _{AVREL}	t _{ASR}	0	—	0	—	ns	
Row Address Hold Time	t _{RELAX}	t _{RAH}	10	—	10	—	ns	
Column Address Setup Time	t _{AVCEL}	t _{ASC}	0	—	0	—	ns	
Column Address Hold Time	t _{CELAX}	t _{CAH}	15	—	15	—	ns	
Column Address to \overline{RAS} Lead Time	t _{AVREH}	t _{RAL}	30	—	35	—	ns	

NOTES:

(continued)



1. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
2. An initial pause of 200 μs is required after power-up followed by 8 \overline{RAS} cycles before proper device operation is guaranteed.
3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
4. AC measurements t_T = 5.0 ns.
5. To avoid bus contention and potential damage to the module, $\overline{RAS0}$ and $\overline{RAS1}$ may not be active low simultaneously.
6. The specification for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70 °C) is ensured.
7. Measured with a current load equivalent to 2 TTL (-200 μA, +4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
8. Assumes that t_{RCD} ≤ t_{RCD} (max).
9. Assumes that t_{RCD} ≥ t_{RCD} (max).
10. Assumes that t_{RAD} ≥ t_{RAD} (max).
11. t_{OFF} (max) and/or t_{GZ} (max) define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
12. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
13. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max), then access time is controlled exclusively by t_{AA}.



READ, WRITE, AND READ-WRITE CYCLES (Continued)

Parameter	Symbol		MCM40200-60		MCM40200-70		Unit	Notes
	Std	Alt	Min	Max	Min	Max		
Read Command Setup Time	t _{WHCEL}	t _{RCS}	0	—	0	—	ns	
Read Command Hold Time Referenced to CAS	t _{CEHWX}	t _{RCH}	0	—	0	—	ns	14
Read Command Hold Time Referenced to RAS	t _{REHWX}	t _{RRH}	0	—	0	—	ns	14
Write Command Hold Time Referenced to CAS	t _{CELWH}	t _{WCH}	10	—	15	—	ns	
Write Command Pulse Width	t _{WLWH}	t _{WP}	10	—	15	—	ns	
Write Command to RAS Lead Time	t _{WLREH}	t _{RWL}	20	—	20	—	ns	
Write Command to CAS Lead Time	t _{WLCEH}	t _{CWL}	20	—	20	—	ns	
Data in Setup Time	t _{DVCEL}	t _{DS}	0	—	0	—	ns	15
Data in Hold Time	t _{CELDX}	t _{DH}	15	—	15	—	ns	15
Refresh Period	t _{RVRV}	t _{RFSH}	—	16	—	16	ms	
Write Command Setup Time	t _{WLCEL}	t _{WCS}	0	—	0	—	ns	16
CAS to Write Delay	t _{CELWL}	t _{CWD}	50	—	50	—	ns	16
RAS to Write Delay	t _{RELWL}	t _{RWD}	90	—	100	—	ns	16
Column Address to Write Delay Time	t _{AVWL}	t _{AWD}	60	—	65	—	ns	16
CAS Precharge to Write Delay Time (Page Mode)	t _{CEHWL}	t _{CPWD}	70	—	70	—	ns	16
CAS Setup Time for CAS Before RAS Refresh	t _{RELCEL}	t _{CSR}	5	—	5	—	ns	
CAS Hold Time for CAS Before RAS Refresh	t _{RELCEH}	t _{CHR}	15	—	15	—	ns	
RAS Precharge to CAS Active Time	t _{REHCEL}	t _{RPC}	0	—	0	—	ns	
CAS Precharge Time for CAS Before RAS Counter Time	t _{CEHCEL}	t _{CPT}	30	—	40	—	ns	
RAS Hold Time Referenced to \bar{G}	t _{GLREH}	t _{ROH}	10	—	10	—	ns	
\bar{G} Access Time	t _{GLQV}	t _{GA}	—	20	—	20	ns	
\bar{G} to Data Delay	t _{GLHDX}	t _{GD}	20	—	20	—	ns	
Output Buffer Turn-Off Delay Time from \bar{G}	t _{GHQZ}	t _{GZ}	0	20	0	20	ns	11
G Command Hold Time	t _{WLGL}	t _{GH}	20	—	20	—	ns	


NOTES:

14. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
15. These parameters are referenced to CAS leading edge in early write cycles and to \bar{W} leading edge in late write or read-write cycles.
16. t_{WCS}, t_{RWD}, t_{CWD}, t_{AWD}, and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t_{CWD} ≥ t_{CWD} (min), t_{RWD} ≥ t_{RWD} (min), t_{AWD} ≥ t_{AWD} (min), and t_{CPWD} ≥ t_{CPWD} (min) (page mode), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.






FAST PAGE MODE READ-WRITE CYCLE




4

RAS ONLY REFRESH CYCLE
(\bar{W} and \bar{G} are Don't Care)




CAS BEFORE RAS REFRESH CYCLE
(\bar{G} and $A0 - A9$ are Don't Care)




4


HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (EARLY WRITE)



CAS BEFORE RAS REFRESH CYCLE TEST CYCLE



DEVICE INITIALIZATION

On power-up, an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 16 milliseconds or 128 milliseconds in case of low power device with the device powered up), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (\overline{RAS}) and column address strobe (\overline{CAS}), into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 word locations in the device. \overline{RAS} active transition is followed by \overline{CAS} active transition (active = V_{IL} , t_{RCD} minimum) for all read or write cycles. The delay between \overline{RAS} and \overline{CAS} active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external \overline{CAS} signal is ignored until an internal \overline{RAS} signal is available. This "gate" feature on the external \overline{CAS} clock enables the internal \overline{CAS} line as soon as the row address hold time (t_{RAH}) specification is met (and defines t_{RCD} minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the \overline{CAS} clock.

There are three other variations in addressing the module: **\overline{RAS} -only refresh cycle, \overline{CAS} before \overline{RAS} refresh cycle, and page mode.** All three are discussed in separate sections that follow.

READ CYCLE

The DRAM can be read with four different cycles: "normal" random read cycle, page mode read cycle, read-write cycle, and page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESSING THE RAM**, with \overline{RAS} and \overline{CAS} active transitions latching the desired bit location. The write (\overline{W}) input level must be high (V_{IH}), t_{RCS} (minimum) before the \overline{CAS} active transition, to enable read mode.

Both the \overline{RAS} and \overline{CAS} clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. Both \overline{CAS} and output enable (\overline{OE}) control read access time: \overline{CAS} must be active before or at t_{RCD} maximum and \overline{OE} must be active ($t_{RAC} - t_{GA}$ (both minimum)) after \overline{RAS} active transition to guarantee valid data out (Q) at t_{RAC} (access time from \overline{RAS} active transition). If the t_{RCD} maximum is exceeded and/or \overline{OE} active transition does not occur in time, read access time is determined by either the \overline{CAS} or \overline{OE} clock active transition (t_{CAC} or t_{GA}).

The \overline{RAS} and \overline{CAS} clocks must remain active for a minimum time of t_{RAS} and t_{CAS} , respectively, to complete the read cycle. \overline{W} must remain high throughout the cycle, and for time t_{RRH} or t_{RCH} after \overline{RAS} or \overline{CAS} inactive transition, respectively, to maintain the data at that bit location. Once \overline{RAS}

transitions to inactive, it must remain inactive for a minimum time of t_{RP} to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as long as the \overline{CAS} and \overline{OE} clocks are active. When either the \overline{CAS} or \overline{OE} clock transitions to inactive, the output will switch to High Z (three-state) t_{OFF} or t_{GZ} after the inactive transition.

WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, page mode early write, and page mode read-write. Early and late write modes are discussed here, while page mode write operations are covered in a separate section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active (V_{IL}). Early and late write modes are distinguished by the active transition of \overline{W} , with respect to \overline{CAS} . Minimum active time t_{RAS} and t_{CAS} , and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time t_{WCS} before \overline{CAS} active transition. Data in (D) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

Q remains in three-state condition throughout an early write cycle because \overline{W} active transition precedes or coincides with \overline{CAS} active transition, keeping data-out buffers and \overline{OE} disabled.

A late write cycle (referred to as \overline{OE} -controlled write) occurs when \overline{W} active transition is made after \overline{CAS} active transition. \overline{W} active transition could be delayed for almost 10 microseconds after \overline{CAS} active transition, ($t_{RCD} + t_{CWD} + t_{RWL} + 2t_T) \leq t_{RAS}$, if other timing minimums (t_{RCD} , t_{RWL} , and t_T) are maintained. D is referenced to \overline{W} active transition in a late write cycle. Output buffers are enabled by \overline{CAS} active transition but outputs are switched off by \overline{OE} inactive transition, which is required to write to the device. Q may be indeterminate — see note 15 of AC Operating Conditions table. \overline{RAS} and \overline{CAS} must remain active for t_{RWL} and t_{CWL} , respectively, after \overline{W} active transition to complete the write cycle. \overline{OE} must remain inactive for t_{GH} after \overline{W} active transition to complete the write cycle.

READ-WRITE CYCLE

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except \overline{W} must remain high for t_{CWD} minimum after the \overline{CAS} active transition, to guarantee valid Q before writing the bit.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 1024 column locations on a selected row of the module. Read access time in page mode (t_{CAC}) is typically half the regular \overline{RAS} clock access time, t_{RAC} . Page mode operation consists of keeping \overline{RAS} active while toggling \overline{CAS} between V_{IH} and V_{IL} . The row is latched by \overline{RAS} active transition, while each \overline{CAS} active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, \overline{CAS} transitions to inactive for minimum t_{CP} , while \overline{RAS} remains low (V_{IL}). The second \overline{CAS} active transition while \overline{RAS} is low initiates the

first page mode cycle (t_{PC} or t_{PRWC}). Either a read, write, or read-write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by t_{RASP} . Page mode operation is ended when \overline{RAS} transitions to inactive, coincident with or following \overline{CAS} inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM40200 require refresh every 16 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM40200. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM40200.

A normal read, write, or read-write operation to the RAM will refresh all the bits (4096) associated with the particular row decodes. Three other methods of refresh, **\overline{RAS} -only refresh**, **CAS before \overline{RAS} refresh**, and **hidden refresh** are available on this device for greater system flexibility.

\overline{RAS} -Only Refresh

\overline{RAS} -only refresh consists of \overline{RAS} transition to active, latching the row address to be refreshed, while \overline{CAS} remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before \overline{RAS} Refresh

CAS before \overline{RAS} refresh is enabled by bringing \overline{CAS} active before \overline{RAS} . This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was

in during the previous cycle (hidden refresh). \overline{W} must be inactive for time t_{WRP} before and time t_{WRH} after \overline{RAS} active transition to prevent switching the device into a **test mode cycle**.

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding \overline{CAS} active at the end of a read or write cycle, while \overline{RAS} cycles inactive for t_{RP} and back to active, starts the hidden refresh. This is essentially the execution of a \overline{CAS} before \overline{RAS} refresh from a cycle in progress (see Figure 1). \overline{W} is subject to the same conditions with respect to \overline{RAS} active transition (to prevent test mode entry) as in CAS before \overline{RAS} refresh.

\overline{CAS} BEFORE \overline{RAS} REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a **CAS before \overline{RAS} refresh counter test**. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycles, as indicated by the check data written in each row. See **CAS before \overline{RAS} refresh counter test cycle** timing diagram.

The test can be performed after a minimum of eight **\overline{CAS} before \overline{RAS}** initialization cycles. Test procedure:

1. Write 0s into all memory cells with normal write mode.
2. Select a column address, read 0 out and write 1 into the cell by performing the **CAS before \overline{RAS} refresh counter test, read-write cycle**. Repeat this operation 1024 times.
3. Read the 1s which were written in step two in normal read mode.
4. Using the same starting column address as in step two, read 1 out and write 0 into the cell by performing the **CAS before \overline{RAS} refresh counter test, read-write cycle**. Repeat this operation 1024 times.
5. Read 0s which were written in step four in normal read mode.
6. Repeat steps one through five using complement data.




Figure 1. Hidden Refresh Cycle

ORDERING INFORMATION (Order by Full Part Number)

